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 
Abstract—This paper proposes a five-level 
active-neutral-point-clamped (5L-ANPC) dc/dc converter for 
applications in medium voltage dc (MVDC) grids. A modulation 
strategy is proposed for the 5L-ANPC dc/dc converter to generate 
multi-level voltage waveforms, which can effectively reduce 
voltage change rate dv/dt, reduce voltage stress on the transformer, 
and thus reduce the electromagnetic interference (EMI) and 
increase reliability. An elimination method for the dead time 
effect is also proposed along with the proposed modulation 
strategy by employing a switch in series with the flying capacitor, 
which can effectively eliminate high voltage leaps caused by the 
dead time effect. In addition, a capacitor voltage control strategy 
is proposed for the 5L-ANPC dc/dc converter to ensure the 
balanced flying capacitor voltage and desired five-level voltage 
waveforms. Finally, simulation and experimental studies are 
conducted, and the results have verified the proposed converter 
and control strategies. 
 
Index Terms—Dc/dc converter, five-level 




C-based distributions and dc-based micro-grids have been 
proposed as promising solutions for future smart-grid 
systems because of their clear merits, such as no reactive power, 
no frequency stability, high conversion efficiency, and easy 
system control [1-3]. Furthermore, dc-based data centers and 
residential systems have also been increasingly developed 
recently [4], [5]. The performance of dc-based systems highly 
depends on dc/dc converters because these converters are 
responsible for delivering power and changing voltage levels 
among dc-based systems. Accordingly, a dc/dc converter with 
high performances and high reliability is desired for the dc 
grids. 
So far, a number of dc/dc converters for dc grids have been 
reported in literature and these dc/dc converters can be 
classified into two types, namely non-isolated converters and 
isolated converters. The isolated converters can gain galvanic 
isolation and a high ratio of voltage conversion by utilizing the 
high frequency transformer in comparison with the 
non-isolated converters [6], [7], and thus increase the reliability 
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and safety of whole dc-based systems [8], [9], which makes 
them normally applied into the medium voltage dc-based 
systems [10-13]. Generally, there are mainly three types of 
isolated dc/dc converters including two-level based isolated 
converters, three-level (TL) based isolated converters, and 
modular multilevel converters (MMC). The two-level based 
isolated dc/dc converters require least quantity of power 
switches in medium voltage applications [11-13]. However, the 
power switches in them have to withstand the full dc bus 
voltage, which results in high conduction losses, high voltage 
change rate dv/dt, and large electromagnetic interference (EMI) 
[14-16]. The MMC distinguish themselves from others due to 
their low switches’ voltage stress, low EMI, and good power 
quality arising from the increasing amount of voltage levels 
[17-19]. However, it would require more power switches, 
voltage transducers with increased cost [20], and complicated 
control algorithm for capacitor voltage balancing [21], [22]. 
Normally, the two-level based converters and MMC are more 
suitable for power transmission in low voltage and high voltage 
dc-based distributions [23], [24] respectively. 
The TL based isolated dc/dc converters were presented in 
[25-35] with the advantage of low switch voltage stress, good 
EMI, improved power quality, and small filter size in 
comparison with the two-level based isolated dc/dc converter, 
simpler circuit structure, easier control strategy, and more 
reliability in comparison with MMC. Therefore, TL based 
converters are regarded as a favorable choice for high power 
converters applied to the medium voltage dc (MVDC) grids [25] 
with dc bus voltage of several thousand volts [36-38]. In 1992, 
a novel TL dc/dc converter was first proposed to lower the 
switch voltage stress for high voltage applications [26]. A zero 
voltage and zero current switching TL dc/dc converter was 
proposed in [27], in which a flying capacitor in primary side 
and an auxiliary circuit in the secondary side are added to 
achieve zero voltage switching of the leading switches and zero 
current switching of the lagging switches for improving the 
converter’s efficiency. The soft switching technique for the TL 
dc/dc converter was systematically discussed in [28]. An 
isolated full bridge TL (FBTL) dc/dc converter and a hybrid 
isolated FBTL dc/dc converter were presented in [29] and [30] 
respectively, in which a double phase-shift control strategy and 
a chopping phase-shift control strategy were proposed 
respectively to achieve soft switching in FBTL converter. Other 
research works about the TL based dc/dc converters have also 
been conducted on the topics of topology and control strategy 
[31-34]. The major contributions of above works are mainly 
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focused on soft switching techniques and power density to 
increase the converter’s efficiency. When it comes to the 
applications of MVDC grids, the voltage stress on the 
transformer in TL based converters should be taken into 
consideration since MVDC grids have a high dc bus voltage 
and such high dc bus voltage would increase the voltage stress 
on the transformer, thus increases EMI and decreases the 
system reliability. However, little attention has been put on this 
topic in literatures so far. An improved FBTL dc/dc converter 
with a voltage balance control strategy was proposed in [35] for 
wind turbines in medium voltage dc-based system, which can 
reduce the dv/dt and voltage stress on the transformer. However, 
a passive filter is added into the primary side of the transformer, 
which reduces the step-up rate and converter’s efficiency. 
In this paper, a 5L-ANPC dc/dc converter with the 
corresponding modulation strategy is proposed to step down 
the medium voltage about several thousands volts to the low 
voltage about a few hundred volts [39-41] for the dc loads, 
which can effectively reduce voltage change rate dv/dt, reduce 
voltage stress on the transformer, thus reduce EMI and increase 
reliability. Comparing with the FBTL dc/dc converter, the 
proposed converter makes the power switches with low voltage 
stress (Vin/4) applicable to generate the five-level voltages. A 
switch in series with the flying capacitor is employed in the 
proposed dc/dc converter structure, which can effectively 
eliminate the dead time effect along with the proposed 
modulation strategy. In addition, a capacitor voltage control 
strategy is proposed to balance the voltage of the flying 
capacitor, which can ensure the generation of desired 
multi-level voltage waveforms. The proposed converter is 
inspired by the conventional 5L-ANPC inverter [42], [43]. 
However, the proposed voltage control strategy of the flying 
capacitor and elimination method for the dead time effect 
mentioned above are original improvements for the 5L-ANPC 
dc/dc converter. Finally, the proposed converter and capacitor 
voltage control strategy is validated by simulation as well as 
experimentation with a down-scale laboratory prototype. 
This paper is organized as follows. Section II introduces the 
structure and modulation strategy of the proposed converter. 
The dead time effect on the proposed converter and its 
elimination method are discussed in section III. In section IV, a 
capacitor voltage control strategy is proposed for balancing the 
flying capacitor’s voltage. Section V presents the simulation 
and experimentation results to verify the theoretical analysis. 
Finally, the main contributions of this paper are summarized in 
Section VI. 
II. PROPOSED 5L-ANPC DC/DC CONVERTER 
A. Structure of Proposed Converter 
Fig. 1 shows the structure of the proposed 5L-ANPC dc/dc 
converter. In the primary side, two input capacitors C1, C2 are 
used to split the input voltage Vin into two voltages Vc1 and Vc2. 
S1-S9 and D1-D9 are power switches and power diodes. C3 is the 
flying capacitor of the proposed converter. Tr is the medium 
frequency transformer (MFT) to gain voltage level conversion 
and galvanic isolation. In the secondary side, there are four 
rectifier diodes Dr1-Dr4, an output filter inductor Lo, and an 
output filter capacitor Co. ic3 is the current flowing through the 
flying capacitor C3. iLo and io are the currents flowing through 
output inductor Lo and load respectively. Vc3 and Vout are the 
voltage of C3 and output. Vab and ip are the primary side voltage 
and current of MFT. The positive directions of currents ic3, ip, 
iLo, io and voltages Vc1, Vc2, Vc3, Vab, Vout are defined as shown in 
Fig. 1. One thing to be mentioned is that S9 is employed in 
series with the flying capacitor in order to eliminate the dead 
time effect, which will be analyzed in detail in Section III. 
 
Fig. 1.  Structure of the proposed 5L-ANPC dc/dc converter. 
B. Proposed Modulation Strategy 
A modulation strategy including two operation modes with 
different switching sequences is proposed to generate five-level 
voltages on the primary of the transformer (Vab) as shown in Fig. 
2, in which (S1, S2), (S3, S4), (S5, S6), and (S7, S8) are 
complementary switch pairs; drv1-drv9 are driving signals for 
power switches S1-S9; D1-D4 are duty ratios in one cycle period, 
which are the same in the operation mode I and II; Ts is the time 
period of one cycle. In the normal operation conditions, Vc1 = 
Vc2 = Vin/2 and Vc3 = Vin/4. 
1) Operation mode I: Fig. 2(a) illustrates the operation mode 
I in one cycle. In the first half cycle, the driving signal drv1 lags 
behind drv3 by (D2-D1)×Ts/2. In the second half cycle, drv2 lags 
behind dr4 by (D2-D1)×Ts/2. The duty ratios of drv5 and drv8 are 
both D3 and less than 0.5, but drv8 delays Ts/2 from drv5. 
Similarly, the duty ratios of drv6 and drv7 are the same but more 
than 0.5 since (drv5, drv6) and (drv7, drv8) are complementary pairs 
respectively. Therefore, there is an overlap time ΔTL between 
drv6 and drv7 in every half cycle as shown in Fig. 2. In the 
operation mode I, there are eight switching states namely V0, 
V2, V3, V4, V5, V6, V7, and V9 as listed in Table I. The flying 
capacitor is charged in switching states V2 and V7, which in 
turn means the current flowing through the flying capacitor ic3 
is positive in such two switching states as shown in Fig. 2(a). 
2) Operation mode II: The operation mode II is similar to the 
operation mode I, which is shown in Fig. 2(b). The driving 
signal drv3 lags behind drv1 by (D2-D1)×Ts/2 in the first half cycle. 
In the second half cycle, drv4 lags behind drv2 by (D2-D1)×Ts/2. 
In the operation mode II, there are also eight switching states 
including V1, V3, V4, V5, V6, V8, and V9 as listed in Table I. In 
addition, the flying capacitor is discharged in switching states 
V1 and V8, which in turn means the current flowing through the 
flying capacitor ic3 is negative in such two switching states as 
shown in Fig. 2(b). 
Comparing the operation mode I with the operation mode II 
as shown in Fig. 2, it can be observed that: 1) the driving signals 
drv5, drv6, drv7, and drv8 are the same in the operation mode I and 
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II; 2) the driving signals drv1 and drv3 are shifted with each other 




                                                               (a)                                                                                                   (b) 
Fig. 2.  Proposed modulation strategy. (a) Operation mode I. (b) Operation mode II. 
TABLE I 
SWITCHING STATES AND CIRCUIT OPERATION STATUSES OF THE 5L–ANPC CONVERTER 
Switching 
State S1 S2 S3 S4 S5 S6 S7 S8 S9 Vab ic3 
V0 1 0 1 0 1 0 1 0 1 Vc1 (Vin/2) 0 
V1 1 0 0 1 1 0 1 0 1 Vc3 (Vin/4) -|ip| 
V2 0 1 1 0 1 0 1 0 1 Vc1-Vc3 (Vin/4) +|ip| 
V3 0 1 0 1 1 0 1 0 1 0 0 
V4 0 1 0 1 0 1 1 0 0 0 0 
V5 1 0 1 0 0 1 1 0 0 0 0 
V6 1 0 1 0 0 1 0 1 1 0 0 
V7 1 0 0 1 0 1 0 1 1 -(Vc2-Vc3) (-Vin/4) +|ip| 
V8 0 1 1 0 0 1 0 1 1 -Vc3 (-Vin/4) -|ip| 
V9 0 1 0 1 0 1 0 1 1 -Vc2 (-Vin/2) 0 
 
III. PROPOSED ELIMINATION METHOD FOR DEAD TIME 
EFFECT 
In this section, an elimination method for the dead time 
effect by employing a power switch in series with the flying 
capacitor is proposed along with the proposed modulation 
strategy to eliminate the high voltage leaps caused by the dead 
time effect. 
A. Analysis of Dead Time Effect 
In practical circuits, the dead time has to be set for each 
complementary switch pairs to avoid that they are switched on 
at the same time. For instance, if S5 and S6 are switched on 
simultaneously, the input capacitor C1 will be shorted, which 
will damage S5 and S6 due to the overcurrent. In the operation 
mode I, if switch S9 is not employed, the dead time ΔTd between 
every two adjacent half cycles would lead a high voltage leap 
on the primary side voltage of MFT Vab as marked in Fig. 3. The 
reason of causing such high voltage leaps in the operation mode 
II is same as that in the operation mode I, so only operation 
mode I and its equivalent circuits are shown in Fig. 3 and Fig. 4 
for explanation. Before analyzing such reason, two 
simplifications are made here: 1) all the power devices and 
diodes are ideal, which means rise time and fall time of the 
power switches and diodes are neglected and the switch 
junction capacitance effects on the circuit operation are 




neglected; 2) the dead times are same for all complementary 
pairs. 
Before t5, Vab is 0 V because S2, S4, and S7 are all in the 
on-state as shown in Fig. 4(a). At t5, S2, S4, S5, and S7 are 
switched off simultaneously, and thus the transformer’s 
primary current ip freewheels through C2, D8, D4, and D2 as 
shown in Fig. 4(b) (red area), which leads that Vab decreases to 
-Vc2 (-Vin/2) from 0 V. At t6, S1, S3, S6, and S8 are switched on, 
Vab returns to 0 V with the connection of S1, S3, and S6 as shown 
in Fig. 4(c). At t11, S1, S3, S6, and S8 are switched off, which 
causes that Vab increases to Vc1 (Vin/2) from 0 V by the path 
connected through D1, D3, D5, and C1 as shown in Fig. 4(d). The 
analysis of following operation behaviors as shown in Fig. 3 
(blue area) is similar to that in the last half cycle (red area in Fig. 
3), which is not repeated here. Based on above analysis, it can 
be summarized that a voltage leap of Vab with the amplitude of 
Vin/2 or -Vin/2 would emerge in the dead time between every 
two adjacent half cycles. 
 
Fig. 3.  Operation mode I without S9. 
 
 
          
                                                                      (a)                                                                                                           (b) 
          
                                                                       (c)                                                                                                          (d) 
Fig. 4.  Equivalent circuits. (a) [t4 - t5]. (b) [t5 - t6]. (c) [t6 - t7]. (d) [t11 - t0]. 
 
B. Proposed Elimination Method for Dead Time Effect 
These voltage leaps need to be eliminated because they have 
high voltage change rate dv/dt resulting in large EMI. Keeping 
S6 and S7 both on in the dead time can keep Vab at 0 V and get 
rid of these voltage leaps, however it will short the flying 
capacitor C3 through D3, D4, S6, and S7 as marked with red color 
in Fig. 5. In light of this, S9 in series with the flying capacitor C3 
is proposed to avoid the short of C3 by switching off S9 when 
both S6 and S7 are switched on as shown in Fig. 1. Furthermore, 
after employing S9, the corresponding switching states V4 and 
V5 are also proposed to be applied into the proposed 
modulation strategy as shown in Fig. 2. 
 
Fig. 5.  Short path of C3 without S9. 
In the operation mode I, the working principles and 
equivalent circuits after employing S9 are shown in Fig. 6 and 
Fig. 7. 










Fig. 7.  Equivalent circuits. (a) [t7 - t10]. (b) [t10 - t12]. 
At t7, S9 is switched off, but this switching action has no 
effect on Vab since C3 does not involve into the circuit operation 
at this time. At t8, S6 is switched on, Vab remains at 0V because 
the S2, S4, and S7 are kept on, shorting the primary side of the 
transformer. Then, though S2 and S4 are switched off at t9, the 
primary side of the transformer is still short through S7, D2, and 
D4 respectively. At t10, S1 and S3 are switched on, thus the 
on-state of S1, S3, and S6 keep Vab at 0 V. Finally, S7 and S9 are 
switched off at t11 and t12 respectively, but making no influence 
on Vab. From the above analysis, Vab stays at 0V in the period [t7, 
t12]. The equivalent circuits in period [t7, t10] and [t10, t12] are 
shown in Fig. 7(a) and Fig. 7(b) respectively. At t17, S9 is 
switched off for the next half cycle. The following operation 
works similarly to that in period [t7, t12] and Vab also maintains 
at 0 V. One thing to be mentioned is that the duty ratios D3 and 
D4 are set for eliminating the dead time effect, in which D3 is set 
shorter than 0.5 to gain overlap time ΔTL between two 
switching functions of S6 and S7 in every half cycle as marked 
in Fig. 6. The overlap time ΔTL needs to be longer than dead 
time ΔTd and D4 is required to be shorter than (D3-ΔTd/Ts). 
Based on the above analysis, the employed S9 only has 
switching actions when Vab equals to 0 V. Furthermore, the 
switching actions of S9 happen while there is no current flowing 
through S9 and have no effect on the Vab and ip. The voltages on 
S1, S2, S3, and S4 could not clamped by the flying capacitor C3 
when S9 is turned off in the dead time, but increasing the 
capacitance of the paralleled capacitors of the switches S3 and 
S4 can make the voltages on C1, C3 and voltages on C2, C4 are 
balanced. Therefore, the proposed elimination method of the 
dead time effect by employing S9 in series with the flying 
capacitor C3 would not cause voltage unbalance among the 
power switches S1, S2, S3, and S4 in the dead time for the high 
power applications. In addition, from Fig. 6 it can be observed 
that: 1) S5-S8 and S9 can achieve zero-current-switching; 2) 
S1-S4 can achieve zero-voltage switch-on in most switching 
operations except that S1 cannot achieve zero-voltage switch-on 
at t4; S2 cannot achieve zero-voltage switch-on at t14. 
In summary, after using the proposed elimination method for 
the dead time effect, Vab can be kept at 0 V in the dead time 
between every two adjacent half cycles in the operation mode I, 
which avoids causing high voltage leaps. The dead time effect 
in the operation mode II can also be eliminated with the same 
method utilized in the operation mode I, which is not repeated 
here. 
IV. PROPOSED CAPACITOR VOLTAGE CONTROL STRATEGY 
The voltage balance of the flying capacitor C3 is one of the 
important issues in the proposed converter because it directly 
affects multi-level voltage waveforms. In this section, a 
capacitor voltage control strategy is proposed. 
A. In Operation Mode I 
From Fig. 2 (a), in the first half cycle, it can be observed that 
Vab is positive and the switching states are: 
V4→V3→V2→V0→V2→V3→V4                     (1) 
According to Fig. 2 and Table I, the charge or discharge of 
the flying capacitor C3 occurs when Vab equals Vin/4 or -Vin/4, 
and the related switching states are V1, V2, V7, or V8. 
Furthermore, C3 is charged in switching states V2, V7 and is 
discharged in V1, V8 respectively. In the first half cycle, the 
switching state is V2 when Vab equals Vin/4. Therefore, C3 is 
charged in the first half cycle according to the above analysis. 
In the second half cycle, Vab is negative and the switching 
states are: 
V5→V6→V7→V9→V7→V6→V5                     (2) 
Similar to the analysis of the first half cycle, the switching 
state is V7 when Vab equals -Vin/4 in the second half cycle, so C3 
is also charged and not discharged in the second half cycle. In 
summary, C3 is charged but not discharged in the operation 
mode I. 
B. In Operation Mode II 
From Fig. 2 (b), in the first half cycle, Vab is positive and the 




switching states are: 
V4→V3→V1→V0→V1→V3→V4                     (3) 
In the second half cycle, Vab is negative and the switching 
states are: 
V5→V6→V8→V9→V8→V6→V5                     (4) 
With the similar analysis as the operation mode I that the 
charge or discharge situation of C3 occurs when Vab equals 
Vin/4 or -Vin/4, it can be observed that the switching states are 
V1 and V8 respectively when Vab equals to Vin/4 and -Vin/4. 
Therefore, C3 is discharged but not charged in the operation 
mode II. 
C. Proposed Capacitor Voltage Control Strategy 
According to above analysis, the voltage of the flying 
capacitor C3 would increase in the operation mode I and 
decrease in the operation mode II as shown in Fig. 2. 
Consequently, a capacitor voltage control strategy is proposed 
for balancing Vc3 by alternatively utilizing the two operation 
modes of the proposed modulation strategy as shown in Fig. 8, 
in which a comparator is used with two input voltages Vc3 and 
Vref_c3. Vref_c3 is a voltage reference of the flying capacitor C3 
and is normally set at a quarter of input voltage Vin/4. If Vc3 is 
less than Vref_c3, the operation mode I is selected for the next 
cycle. Otherwise, the operation mode II is chosen for the next 
cycle when Vc3 is more than or equals to Vref_c3. 
 
Fig. 8.  Diagram of the proposed capacitor voltage control strategy. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
In the simulation model, a case which applies the proposed 
converter to transfer power from the dc bus voltage with 4 kV 
to the dc loads with the input voltages (800 V) is studied. The 
parameters of the simulation model are listed in Table II. When 
the proposed converter operates at a steady state, simulation 
results are shown in Fig. 9, which includes voltages Vin, Vab, Vc3, 
Vout and currents ip, io. 
In Fig. 9, it can be observed that the five-level voltages are 
produced on the primary side of the transformer by the 
proposed modulation strategy, which effectively reduces the 
voltage change rate dv/dt, and the voltage of the flying 
capacitor Vc3 can be controlled at 1 kV constantly by utilizing 
the proposed capacitor voltage control strategy. 
 
Fig. 9.  Simulation results including Vin, Vab, Vc3, Vout, ip, and io. 
Through comparing results between without S9 and with S9 
as exhibited in Fig. 10, it can be observed that the high voltage 
leaps caused by the dead time effect are effectively eliminated 





Fig. 10.  Simulation results of Vab. (a) Without S9. (b) With S9. 
According to the circuit parameters and simulation results of 
the simulation model, the efficiency by theoretical calculation 
[44] under the full load (64-kW) is about 94.8%, in which the 
parameters of FS100R17N3E4 and FF200R33KF2C are used 
for S1/D1-S4/D4, S9/D9 and S5/D5-S8/D8 respectively and the 
parameters of DDB6U144N16 are used for the output rectifier 
diodes. Fig. 11 presents the theoretically calculated distribution 
of the power losses under the full load. 





Fig. 11.  Caculated power loss distribution under 64-kW (D2 = 0.35). 
B. Experimental Verification 
In order to verify the performances of the proposed converter 
and voltage control strategy, a 1-kW laboratory prototype is 
built and tested. A simple PI controller is applied in the 
prototype to control the output voltage. The parameters of the 
experimental setup are listed in Table III. 
The performances of the proposed converter operating at 250 
W are shown in Figs. 12-14, in which (a) is with D2 = 0.35, and 
(b) is with D2 = 0.3. Fig. 12(a) and Fig. 12(b) show Vab, Vc3, iLo, 
and ip. It can be seen that the five-level voltages are produced 
on the primary side voltage of transformer Vab, which can 
effectively reduce the voltage change rate dv/dt, and the voltage 
of the flying capacitor Vc3 is controlled constantly at about 60 V 
by the proposed capacitor voltage control strategy. The 
voltages of C1 and C2 are about 120 V which is half of input 
voltage as shown in Fig. 13(a) and Fig. 13(b). In Fig. 14(a) and 
Fig. 14(b), Vout, io, and Vds_S9 are exhibited. Vds_S9 is the 
drain-source voltage of S9. It can be seen that the voltage stress 
of S9 is only about 60 V, which is a quarter of the input voltage, 
and Vout is controlled at 100 V constantly. 
 
          
                                                                          (a)                                                                                                          (b)  
Fig. 12.  Experimental results under 250 W including iLo, Vab, Vc3, and ip. (a) D2 = 0.35. (b) D2 = 0.3. 
          
                                                                          (a)                                                                                                          (b)   
Fig. 13.  Experimental results under 250 W including Vc1, Vc2, and Vab. (a) D2 = 0.35. (b) D2 = 0.3. 
          
                                                                         (a)                                                                                                            (b)  
Fig. 14.  Experimental results under 250 W including Vout, io, and Vds_S9. (a) D2 = 0.35. (b) D2 = 0.3.
 
Figs. 15-17 show the performances of the proposed converter 
operating at 500 W, in which (a) is with D2 = 0.35, and (b) is 
with D2 = 0.3 respectively. Vab, Vc3, iLo, and ip are shown in Fig. 
15(a) and Fig. 15(b). It is can be seen that Vab has five-level 
voltages and Vc3 is also kept at about 60 V. Fig. 16(a) and Fig. 
16(b) show the votlage of C1 and C2, which are about 120 V. In 
Fig. 17(a) and Fig. 17(b), Vout, io, and Vds_S9 are shown and S9 
only sustains about 60 V which is a quarter of the input voltage. 
Based on the above experimental results, it can be observed 
that five-level voltages are generated on the transformer, which 




can reduce the voltage change rate dv/dt, voltage stress and 
harmonics on the transformer. Such advantages can not only 
improve the reliability of the transformer but also improve the 
reliability of the converter by reducing the EMI. 
The comparison results between with S9 and without S9 are 
shown in Fig. 18. The voltage leaps of Vab between every two 
adjacent half cycles caused by the dead time are effectively 
eliminated by utilizing the proposed elimination method. 
 
 
          
                                                                          (a)                                                                                                           (b)   
Fig. 15.  Experimental results under 500 W including iLo, Vab, VC3, and ip. (a) D2 = 0.35. (b) D2 = 0.3. 
          
                                                                          (a)                                                                                                          (b) 
Fig. 16.  Experimental results under 500 W including Vc1, Vc2, and Vab. (a) D2 = 0.35. (b) D2 = 0.3. 
          
                                                                          (a)                                                                                                           (b)   
Fig. 17.  Experimental results under 500 W including Vout, io, and Vds_S9. (a) D2 = 0.35. (b) D2 = 0.3. 
          
                                                                          (a)                                                                                                                                                                           (b)   
Fig. 18.  Comparison result under 250 W including Vout, Vc3, and Vab (D2 = 0.35). (a) Without S9. (b) With S9. 
 
Fig. 19 and Fig. 20 show the dynamic performances of the 
proposed converter. In Fig. 19(a), the output voltage reference 
Vref_Vo changes from 100 V to 80 V and finally gets back to 100 
V. The details about zone 1 and zone 2 in Fig. 19(a) are shown 
in  Fig. 19(b) and Fig. 19(c) respectively. Fig. 20 exhibits the 
performance under the load changes, in which the load changs 
from 40 Ω to 20 Ω and finally sets back to 40 Ω. In summary, 
the voltage of the flying capacitor Vc3 is controlled constantly 
without significant changes under the dynamic tests. 










Fig. 19.  Dynamic performance (D2 = 0.35). (a) Output voltage reference 
changes. (b) Zone 1. (c) Zone 2. 
 
Fig. 20.  Dynamic performance under load changes (D2 = 0.35). 
Fig. 21 shows the efficiency curves of the proposed converter 
under the power variations, in which one is with D2 = 0.35, and 
the other one is with D2 = 0.3. The average deviation between 
the two efficiency curves is about 0.2%. 
 
Fig. 21.  Efficiency results with D2 = 0.35 and D2 = 0.3 under the power 
variations. 
Fig. 22 illustrates the distribution of the power losses in the 
experimental prototype when D2 is 0.35 and the output power is 
1-kW. It can be obersved that: 1) the switching loss of the 
power swithes is small because the switching frequency is low 
(5 kHz) and the power switches can achieve zero-voltage 
switching or zero-current switching in the most operations; 2) 
the dominant part of the power losses is the conduction loss of 
the power switches since the voltage conversion ratio between 
the input voltage and output voltage in the prototype is small, 
which means that the primary current is higher. In the full-scale 
converter like the simulation model, the voltage conversion 
ratio is high, so the efficiency will increase siginificantly 
arising from the decreasing conduction loss of the power 
switches. 
 
Fig. 22.  Power loss distribution under 1-kW (D2 = 0.35). 
VI. CONCLUSION 
This paper has proposed a 5L-ANPC dc/dc converter with a 
corresponding modulation strategy for the applications in 
MVDC grids. Due to multi-level voltages generating, the 
proposed converter can effectively reduce the voltage change 
rate dv/dt and the voltage stress on the transformer, thus reduce 
EMI and increase system reliability. An elimination method for 
the dead time effect is proposed by employing a switch in series 
with the flying capacitor, which can eliminate high voltage 
leaps caused by the dead time effect. In addition, a capacitor 
voltage control strategy by alternatively utilizing the two 
operation modes of the proposed modulation strategy is 
proposed for balancing the voltage of the flying capacitor, 
which can ensure the generation of the desired multi-level 
voltage waveforms. Finally, a simulation model and a 
down-scale laboratory prototype of the proposed converter 
have been built. The simulation and experimental results are in 
line with the theoretical analysis, which validates the feasibility 
of the proposed converter and voltage control strategy. It is 
highly recommended that the bidirectional dc/dc converter will 
be taken into consideration in the future studies, considering 
that more bidirectional power flows from new smart grid 
elements (e.g. energy storage system and electric vehicles) 
emerge in DC grids. 
APPENDIX 
See Table II and III. 
TABLE II 




















Turns Ratio of Transformer 2:1 
Output Filter Capacitor Co (uF) 1500 
Output Filter Inductor Lo (mH) 1 
Input Capacitors C1 and C2 (uF) 6800 
Flying Capacitor C3 (uF) 3500 
Input Voltage Vin (kV) 4 
Output Voltage Reference Vref_Vo (V) 800 
Voltage Reference of Flying Capacitor Vref_c3 (kV) 1 
Switching Frequency (kHz) 5 
Load Ro (Ω) 10 
Dead Time (us) 1 
 
TABLE III 
PARAMETERS OF THE EXPERIMENTAL SETUP 
Components Description 
Mosfets S1/D1-S4/D4, S9/D9 IRFP4137PBF 
Mosfets S5/D5-S8/D8 SPW47N60C3 
Rectifier Diodes Dr1-Dr4 FFA60UP30DNTU 
Turns Ratio of Transformer 1:2 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (mH) 1 
Input Capacitors C1 and C2 (uF) 1500 
Flying Capacitor C3 (uF) 1500 
Input Voltage Vin (V) 240 
Output Reference Voltage Vref_Vo (V) 100 
Voltage Reference of Flying Capacitor Vref_c3 (V) 60 
Switching Frequency (kHz) 5 
Dead Time (us) 1.5 
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